interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,941 Commits 65 Branches 14 Tags 103 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Spencer Oliver 374127301e build: cleanup src/target directory 
Change-Id: Ia055b6d2b5f6449a38afd0539a8c66e7d7e0c059
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/430
Tested-by: jenkins
 2012-02-06 11:00:36 +00:00
Øyvind Harboe 2615bf4398 types: write memory now uses const 
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
 2011-04-01 08:59:07 +02:00
Oleksandr Tymoshenko c3d51bf0da avr32: work-in-progress 
committed so as to ease cooperation and to let it be improved
over time.

So far it supports:
- halt/resume
- registers inspection
- memory inspection/modification

I'm still getting up to speed with OpenOCD internals and AVR32 so code is a little
bit messy and I'd appreciate any feedback.
 2010-08-15 21:51:34 +02:00