interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2,079 Commits 65 Branches 14 Tags 103 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
zwelch 0b6c73ae83 Audit and eliminate redundant #include directives in src/{pld,svf,xsvf}. 
git-svn-id: svn://svn.berlios.de/openocd/trunk@1710 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2009-05-11 04:25:09 +00:00
duane a28eaa85f7 jtag newtap change & huge manual update 
git-svn-id: svn://svn.berlios.de/openocd/trunk@1194 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2008-11-30 22:25:43 +00:00
drath e9297b40b9 - added a PLD (programmable logic device) subsystem for FPGA, CPLD etc. configuration 
- added support for loading .bit files into Xilinx Virtex-II devices
- added support for the Gateworks GW16012 JTAG dongle
- merged CFI fixes from XScale branch
- a few minor fixes


git-svn-id: svn://svn.berlios.de/openocd/trunk@116 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2006-11-22 13:03:10 +00:00