interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3,112 Commits 65 Branches 14 Tags 103 MiB
Commit Graph

7 Commits

Author SHA1 Message Date
Zachary T Welch 405a5df786 armv4_5_cache_common_t -> struct armv4_5_cache_common 
Remove misleading typedef and redundant suffix from struct armv4_5_cache_common.
 2009-11-13 11:58:10 -08:00
Zachary T Welch e976786d55 armv4_5_cachesize_t -> struct armv4_5_cachesize 
Remove misleading typedef and redundant suffix from struct armv4_5_cachesize.
 2009-11-13 11:58:10 -08:00
Zachary T Welch 3885ab5a5a src/target: remove 'extern' and wrap headers 
Remove extern keywords from function prototypes and wrap long lines.
 2009-11-09 09:44:33 -08:00
zwelch db7e77237c Transform 'u32' to 'uint32_t' in src/target/arm* 
- Replace '\([^_]\)u32' with '\1uint32_t'.
- Replace '^u32' with 'uint32_t'.


git-svn-id: svn://svn.berlios.de/openocd/trunk@2278 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2009-06-18 07:08:52 +00:00
zwelch 68b05c5575 Audit and eliminate redundant #include directives in arm target files. 
git-svn-id: svn://svn.berlios.de/openocd/trunk@1714 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2009-05-11 04:46:21 +00:00
drath 3acb107b9a - endianess fixes everywhere but in the flash code. flashing might still be broken on big-endian targets and/or hosts 
- added access to ARM920T vector catch register (via generic register mechanism)
- don't disable linefills on ARM920T cores - this lead to lockups when accessing lines already contained in cache
- read content of ARM920T cache and tlb into file (arm920t read_flash/read_mmu commands)
- memory reading improved on ARM7/9, can be further accelerated with new "arm7_9 fast_memory_access enable" command (renamed from fast_writes)
- made in_handler independent from in field (makes the handler more flexible)
- added timeout to ft2232 when using D2XX library
- fixed STR7x protection bit handling on second bank (thanks to Bernard)
- added support for using the OpenOCD on AT91RM9200 systems (thanks to Anders Larsen)
- fixed AT91SAM7 flash handling when not running from 32kHz clock (thanks to Anders Larsen)


git-svn-id: svn://svn.berlios.de/openocd/trunk@90 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2006-08-31 12:41:49 +00:00
drath 8b4e882a16 - prepare OpenOCD for branching, created ./trunk/ 
git-svn-id: svn://svn.berlios.de/openocd/trunk@64 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2006-06-02 10:36:31 +00:00