interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tcl/board: Support for Digilent Nexys 2 board 

Support Digilent Nexys 2 board JTAG chain

Signed-off-by: George Voicu <razvanvg@hotmail.com>
Change-Id: I350f80b49303c4b0402d93ebc120a591ef727551
Reviewed-on: https://review.openocd.org/c/openocd/+/7336
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
George Voicu 2022-11-05 11:14:22 +01:00 committed by Antonio Borneo
parent a420f00d10
commit b1600bb342
1 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
tcl/board/digilent_nexys2.cfg Normal file
View File

@ -0,0 +1,30 @@
# SPDX-License-Identifier: GPL-2.0-or-later
# https://digilent.com/reference/programmable-logic/nexys-2/start
#
# The Digilent Nexy2 normally requires proprietary tools to program and will
# enumerate as:
# ID 1443:0005 1443 ONBOARD USB
#
# However, the ixo-usb-jtag project provides an alternative open firmware for
# the on board programmer. When using this firmware the board will then
# enumerate as:
# ID 16c0:06ad ixo.de USB-JTAG-IF (With SerialNumber == hw_nexys)
#
# See the interface/usb-jtag.cfg for more information.
source [find interface/usb-jtag.cfg]
source [find cpld/xilinx-xcf-s.cfg]
source [find fpga/xilinx-xc3s.cfg]
# Usage:
#
# Load Bitstream into FPGA:
# openocd -f board/digilent_nexys2.cfg -c "init;\
# pld load 0 bitstream.bit;\
# shutdown"
# Read Unique Device Identifier (DNA):
# openocd -f board/digilent_nexys2.cfg -c "init;\
# xilinx_print_dna [xc3s_get_dna xc3s.tap];\
# shutdown"