skywater
/
ethernet
mirror of https://github.com/Forty-Bot/ethernet.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
WIP 100BASE-TX PHY
8 Commits 2 Branches 0 Tags 290 KiB
Verilog 50.1%
Python 46.8%
Makefile 2.3%
SystemVerilog 0.8%
Go to file
Sean Anderson ac69f9208e tb: pcs: Initialize inputs before clocks 
Ensure all inputs are initialized before starting the clocks. This
avoids any problems which might occur due to everything being
initialized at once.

Signed-off-by: Sean Anderson <seanga2@gmail.com>
 		2022-08-06 15:27:31 -04:00
rtl pcs: Fix some lint 2022-08-06 15:21:15 -04:00
tb tb: pcs: Initialize inputs before clocks 2022-08-06 15:27:31 -04:00
.gitignore Initial commit 2022-05-23 20:57:03 -04:00
4b5b.gtkw Initial commit 2022-05-23 20:57:03 -04:00
Makefile Initial commit 2022-05-23 20:57:03 -04:00