37 lines
712 B
Systemverilog
37 lines
712 B
Systemverilog
// SPDX-License-Identifier: AGPL-3.0-Only
|
|
/*
|
|
* Copyright (C) 2022 Sean Anderson <seanga2@gmail.com>
|
|
*/
|
|
|
|
`ifndef PCS_VH
|
|
`define PCS_VH
|
|
|
|
/* 4b5b code groups */
|
|
`define CODE_0 5'b11110
|
|
`define CODE_1 5'b01001
|
|
`define CODE_2 5'b10100
|
|
`define CODE_3 5'b10101
|
|
`define CODE_4 5'b01010
|
|
`define CODE_5 5'b01011
|
|
`define CODE_6 5'b01110
|
|
`define CODE_7 5'b01111
|
|
`define CODE_8 5'b10010
|
|
`define CODE_9 5'b10011
|
|
`define CODE_A 5'b10110
|
|
`define CODE_B 5'b10111
|
|
`define CODE_C 5'b11010
|
|
`define CODE_D 5'b11011
|
|
`define CODE_E 5'b11100
|
|
`define CODE_F 5'b11101
|
|
|
|
`define CODE_I 5'b11111
|
|
|
|
`define CODE_J 5'b11000
|
|
`define CODE_K 5'b10001
|
|
`define CODE_T 5'b01101
|
|
`define CODE_R 5'b00111
|
|
|
|
`define CODE_H 5'b00100
|
|
|
|
`endif /* PCS_VH */
|