This module registers all signals on a wishbone bus. This increases latency/decreases throughput, but the wishbone cores here are just for management, so that's not really critical. Signed-off-by: Sean Anderson <seanga2@gmail.com>