7 lines
172 B
Plaintext
7 lines
172 B
Plaintext
|
= Verilog Ethernet Documentation
|
||
|
|
|
||
|
|
This is the documentation for my https://github.com/Forty-Bot/ethernet[ethernet
|
||
|
|
cores].
|
||
|
|
|
||
|
|
* xref:uart_wb_bridge.adoc[UART-Wishbone Bridge]
|