riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel/common
History
dh73 4718e65763 Tested and working altsyncarm without init files 2017-10-01 19:59:45 -05:00
..
altpll_bb.v Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now 2017-10-01 11:04:17 -05:00
brams.txt Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now 2017-10-01 11:04:17 -05:00
brams_map.v Tested and working altsyncarm without init files 2017-10-01 19:59:45 -05:00
m9k_bb.v Tested and working altsyncarm without init files 2017-10-01 19:59:45 -05:00