yosys/tests/various/dynamic_part_select/latch_1990_gate.v

7 lines
121 B
Verilog

`default_nettype none
module latch_1990_gate
(output wire [1:0] x);
assign x = 2'b10;
endmodule // latch_1990_gate