yosys/test_intermout_exprs_unaryplus_test.v at f7f0af6f9cf11c176065a97c721ccf8172439dc9 - yosys - git with a cup of tea

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule