mirror of https://github.com/YosysHQ/yosys.git
f75bc6c7aa
Implementing outlining has greatly increased the amount of debug information in a typical build, and consequently exposed performance issues in C++ compilers, which are similar for both GCC and Clang; the compile time of Minerva SoC SRAM increased almost twofold. Although one would expect the slowdown to be caused by the increased use of templates in `debug_eval()`, it is actually almost entirely attributable to optimizations and codegen for `debug_items()`. Fortunately, it is neither possible nor desirable to optimize `debug_items()`: in most cases it is called exactly once, and its body is a linear sequence of calls with unique arguments. This commit turns off optimizations for `debug_items()` on GCC and Clang, improving -Os compile time of Minerva SoC SRAM by ~40% (!) |
||
|---|---|---|
| .. | ||
| Makefile.inc | ||
| cxxrtl.h | ||
| cxxrtl_backend.cc | ||
| cxxrtl_capi.cc | ||
| cxxrtl_capi.h | ||
| cxxrtl_vcd.h | ||
| cxxrtl_vcd_capi.cc | ||
| cxxrtl_vcd_capi.h | ||