riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/common
History
Clifford Wolf 6fcbc79b5c Improved width extension with regard to undef propagation 2013-11-06 21:05:11 +01:00
..
Makefile.inc Moved common techlib files to techlibs/common 2013-09-15 11:52:57 +02:00
blackbox.sed Moved common techlib files to techlibs/common 2013-09-15 11:52:57 +02:00
simlib.v Added $sr, $dffsr and $dlatch cell types 2013-10-18 11:56:16 +02:00
stdcells.v Improved width extension with regard to undef propagation 2013-11-06 21:05:11 +01:00
stdcells_sim.v Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_ 2013-10-18 12:13:34 +02:00