yosys/tests/hana/test_simulation_shifter_lef...

5 lines
103 B
Verilog

module test(input [7:0] IN, input [3:0] SHIFT, output [7:0] OUT);
assign OUT = IN << SHIFT;
endmodule