yosys/test_intermout_exprs_unaryplus_test.v at f28b6aff40a65aa30a04b77cd51e6c0a346e739e - yosys - git with a cup of tea

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule