yosys/tests/hana/test_intermout_bufrm_1_test.v

5 lines
82 B
Verilog

module test(input in, output out);
//no buffer removal
assign out = in;
endmodule