yosys/techlibs/ecp5/abc_model.v

6 lines
137 B
Verilog

// ---------------------------------------
(* abc_box_id=2 *)
module \$__ABC_DPR16X4_COMB (input [3:0] A, S, output [3:0] Y);
endmodule