This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
f137509505
yosys
/
tests
/
various
/
sub.v
4 lines
83 B
Verilog
Raw
Blame
History
module
sub
#
(
parameter
d
=
1
)
(
input
in
,
output
out
)
;
assign
out
=
in
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink