riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends
History
Clifford Wolf f092b50148 Renamed $_INV_ cell type to $_NOT_ 2014-08-15 14:11:40 +02:00
..
ast Fixed bug in "read_verilog -ignore_redef" 2014-08-15 01:53:22 +02:00
ilang Added module->ports 2014-08-14 16:22:52 +02:00
liberty Renamed $_INV_ cell type to $_NOT_ 2014-08-15 14:11:40 +02:00
verific Renamed $_INV_ cell type to $_NOT_ 2014-08-15 14:11:40 +02:00
verilog Fixed line numbers when using here-doc macros 2014-08-14 22:26:30 +02:00
vhdl2verilog Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace 2014-07-31 13:19:47 +02:00