yosys/tests/memlib/memlib_lut.txt

ram distributed \RAM_LUT {
	abits 4;
	width 4;
	init any;
	cost 4;
	port ar "R" {
	}
	port arsw "RW" {
		clock anyedge;
	}
}