yosys/tests/liberty/semicolextra.lib.verilogsim.ok

12 lines
163 B
Plaintext

module DFF (D, CK, Q);
reg IQ, IQN;
input D;
input CK;
output Q;
always @(posedge CK) begin
// D
IQ <= D;
IQN <= ~(D);
end
endmodule