riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/i2c_bench/timescale.v

3 lines
23 B
Verilog
Raw Blame History

`timescale 1ns / 10ps
Reference in New Issue View Git Blame Copy Permalink