mirror of https://github.com/YosysHQ/yosys.git
16 lines
401 B
Verilog
16 lines
401 B
Verilog
// Exact reproduction of Figure 4(a) from 10.1109/92.285741.
|
|
module top(...);
|
|
(* $flowmap_level=1 *) input a;
|
|
(* $flowmap_level=1 *) input b;
|
|
(* $flowmap_level=2 *) input c;
|
|
(* $flowmap_level=1 *) input d;
|
|
(* $flowmap_level=3 *) input e;
|
|
(* $flowmap_level=1 *) input f;
|
|
wire u = !(a&b);
|
|
wire w = !(c|d);
|
|
wire v = !(u|w);
|
|
wire n0 = !(w&e);
|
|
wire n1 = !(n0|f);
|
|
output n2 = !(v&n1);
|
|
endmodule
|