yosys/recursive.v at e5f54dd7cd2c449360dbb787ad10dd10df450638 - yosys - git with a cup of tea

9 lines

75 B

Verilog

Raw Blame History

 module top;
 sub s0();
 foo f0();
 endmodule
 module foo;
 sub s0();
 endmodule