This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
e5f54dd7cd
yosys
/
tests
/
sim
/
dffe.v
6 lines
105 B
Verilog
Raw
Blame
History
module
dffe
(
input
clk
,
en
,
d
,
output
reg
q
)
;
always
@
(
posedge
clk
)
if
(
en
)
q
<
=
d
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink