yosys/docs/source/APPNOTE_011_Design_Investig.../cmos.v

4 lines
74 B
Verilog

module cmos_demo(input a, b, output [1:0] y);
assign y = a + b;
endmodule