riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/verilog
History
luke whittlesey 6de8fea2c7 Made changes recommended by Clifford Wolf ... 
Removed bit_check_equal(), used RTLIL::SigBit for individual bits, used
dict<> instead of std::map, and used RTLIL::SigSpec instead of
std::vector.
 		2015-05-10 11:33:24 -04:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc Made changes recommended by Clifford Wolf ... 2015-05-10 11:33:24 -04:00