This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
e4296072c4
yosys
/
passes
History
Martin Povišer
4fdcf388d3
check: Assert edges data is not out-of-bounds
2024-03-11 10:45:17 +01:00
..
cmds
check: Assert edges data is not out-of-bounds
2024-03-11 10:45:17 +01:00
equiv
equiv_simple: Take FFs into account for driver map
2024-02-21 12:05:52 +01:00
fsm
add option to fsm_detect to ignore self-resetting
2023-01-30 16:12:53 +01:00
hierarchy
hierarchy: Without a known top module, derive all deferred modules
2024-02-06 10:31:40 +01:00
memory
opt_mem, memory_*: Refuse to operate in presence of processes
2024-02-23 12:27:53 +01:00
opt
opt_mem, memory_*: Refuse to operate in presence of processes
2024-02-23 12:27:53 +01:00
pmgen
Address `SigBit`/`SigSpec` confusion issues under c++20
2024-02-08 17:48:36 +01:00
proc
Merge pull request
#4218
from kivikakk/proc_rom-actionless-switch
2024-02-19 16:21:40 +01:00
sat
Merge pull request
#3972
from nakengelhardt/celledges_shift_ops
2024-03-08 09:35:47 +01:00
techmap
Changes in libs, passes and tests Makefiles. LDLIBS -> LIBS. LDFLAGS -> LINKFLAGS. CXX is clang++ or g++, not clang and gcc
2024-02-25 17:23:56 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00