yosys/test_parse2synthtrans_port_scalar_1_test.v at e0f693cbb09ac1a952fc49e507daefa30169bd35 - yosys - git with a cup of tea

7 lines

69 B

Verilog

Raw Blame History

 module test(in, out, io);
 inout io;
 output out;
 input in;
 endmodule