riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/ast
History
Sylvain Munaut 86ce43999e Make return value of $clog2 signed 
As per Verilog 2005 - 17.11.1.

Fixes #708

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 		2018-11-24 18:49:23 +01:00
..
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
ast.cc Various indenting fixes in AST front-end (mostly space vs tab issues) 2018-11-04 10:19:32 +01:00
ast.h Refactor code to avoid code duplication + added comments 2018-10-20 16:06:48 +02:00
dpicall.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
genrtlil.cc Various indenting fixes in AST front-end (mostly space vs tab issues) 2018-11-04 10:19:32 +01:00
simplify.cc Make return value of $clog2 signed 2018-11-24 18:49:23 +01:00