yosys/tests/sim/sim_sdffce.ys

7 lines
142 B
Plaintext

read_verilog sdffce.v
proc
opt_dff
stat
select -assert-count 1 t:$sdffce
sim -clock clk -r tb_sdffce.fst -scope tb_sdffce.uut -sim-cmp sdffce