riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/verilog/upto.ys

5 lines
65 B
Plaintext
Raw Blame History

read_verilog <<EOT
module top(input [-128:-65] a);
endmodule
EOT
Reference in New Issue View Git Blame Copy Permalink