riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/lut
History
Eddie Hung 8a2a2cd035 Forgot to commit 2019-07-16 12:44:26 -07:00
..
.gitignore gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
check_map.ys cmp2lut: new techmap pass. 2019-01-02 07:53:31 +00:00
check_map_lut6.ys Forgot to commit 2019-07-16 12:44:26 -07:00
map_and.v gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
map_cmp.v Add tests for cmp2lut on LUT6 2019-07-16 12:11:59 -07:00
map_mux.v gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
map_not.v gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
map_or.v gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
map_xor.v gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
run-test.sh Add tests for cmp2lut on LUT6 2019-07-16 12:11:59 -07:00