riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Lofty f4298b057a quicklogic: PolarPro 3 support 
Co-authored-by: Grzegorz Latosiński <glatosinski@antmicro.com>
Co-authored-by: Maciej Kurc <mkurc@antmicro.com>
Co-authored-by: Tarachand Pagarani <tpagarani@quicklogic.com>
Co-authored-by: Lalit Sharma <lsharma@quicklogic.com>
Co-authored-by: kkumar23 <kkumar@quicklogic.com>
 		2021-03-18 13:28:16 +01:00
..
achronix Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
anlogic Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
common memory_dff: Remove now-useless write port handling. 2021-03-08 20:16:29 +01:00
coolrunner2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
easic Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
ecp5 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
efinix Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
gowin Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
greenpak4 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
ice40 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
intel Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
intel_alm Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
machxo2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
nexus Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
quicklogic quicklogic: PolarPro 3 support 2021-03-18 13:28:16 +01:00
sf2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
xilinx Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00