yosys/tests/ice40/mul.v

13 lines
114 B
Verilog

module top
(
input [3:0] x,
input [3:0] y,
output [3:0] A,
output [3:0] B
);
assign A = x * y;
endmodule