mirror of https://github.com/YosysHQ/yosys.git
18 lines
366 B
Plaintext
18 lines
366 B
Plaintext
read_verilog test_arith.v
|
|
synth_ice40
|
|
rename test gate
|
|
|
|
read_verilog test_arith.v
|
|
rename test gold
|
|
|
|
miter -equiv -flatten -make_outputs gold gate miter
|
|
sat -verify -prove trigger 0 -show-ports miter
|
|
|
|
synth_ice40 -top gate
|
|
|
|
read_verilog test_arith.v
|
|
rename test gold
|
|
|
|
miter -equiv -flatten -make_outputs gold gate miter
|
|
sat -verify -prove trigger 0 -show-ports miter
|