yosys/docs/source/code_examples/techmap/red_or3x1_cells.v

6 lines
95 B
Verilog

module OR3X1(A, B, C, Y);
input A, B, C;
output Y;
assign Y = A | B | C;
endmodule