mirror of https://github.com/YosysHQ/yosys.git
16 lines
331 B
Plaintext
16 lines
331 B
Plaintext
read_verilog mymul_test.v
|
|
hierarchy -check -top test
|
|
|
|
techmap -map sym_mul_map.v \
|
|
-map mymul_map.v;;
|
|
|
|
rename test test_mapped
|
|
read_verilog mymul_test.v
|
|
miter -equiv test test_mapped miter
|
|
flatten miter
|
|
|
|
sat -verify -prove trigger 0 miter
|
|
|
|
splitnets -ports test_mapped/A
|
|
show -prefix mymul -format dot -notitle test_mapped
|