yosys/docs/source/code_examples/techmap/addshift_test.v

6 lines
102 B
Verilog

module test (A, B, X, Y);
input [7:0] A, B;
output [7:0] X = A + B;
output [7:0] Y = A + A;
endmodule