mirror of https://github.com/YosysHQ/yosys.git
61 lines
1.6 KiB
Plaintext
61 lines
1.6 KiB
Plaintext
read_verilog -icells <<EOT
|
|
|
|
module top(input C, D, S, R, output [9:0] Q);
|
|
|
|
$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
|
|
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
|
|
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
|
|
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
|
|
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(R), .S(S), .Q(Q[4]));
|
|
|
|
assign Q[9:5] = ~Q[4:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
simplemap
|
|
|
|
design -save orig
|
|
read_liberty -lib dfflibmap.lib
|
|
|
|
equiv_opt -map dfflibmap-sim.v -assert -multiclock dfflibmap -liberty dfflibmap.lib
|
|
equiv_opt -map dfflibmap-sim.v -assert -multiclock dfflibmap -prepare -liberty dfflibmap.lib
|
|
|
|
dfflibmap -prepare -liberty dfflibmap.lib
|
|
equiv_opt -map dfflibmap-sim.v -assert -multiclock dfflibmap -map-only -liberty dfflibmap.lib
|
|
|
|
design -load orig
|
|
dfflibmap -liberty dfflibmap.lib
|
|
clean
|
|
|
|
select -assert-count 4 t:$_NOT_
|
|
select -assert-count 1 t:dffn
|
|
select -assert-count 4 t:dffsr
|
|
select -assert-none t:dffn t:dffsr t:$_NOT_ %% %n t:* %i
|
|
|
|
design -load orig
|
|
dfflibmap -prepare -liberty dfflibmap.lib
|
|
|
|
select -assert-count 9 t:$_NOT_
|
|
select -assert-count 1 t:$_DFF_N_
|
|
select -assert-count 4 t:$_DFFSR_PPP_
|
|
select -assert-none t:$_DFF_N_ t:$_DFFSR_PPP_ t:$_NOT_ %% %n t:* %i
|
|
|
|
design -load orig
|
|
dfflibmap -map-only -liberty dfflibmap.lib
|
|
|
|
select -assert-count 5 t:$_NOT_
|
|
select -assert-count 0 t:dffn
|
|
select -assert-count 1 t:dffsr
|
|
|
|
design -load orig
|
|
dfflibmap -prepare -liberty dfflibmap.lib
|
|
dfflibmap -map-only -liberty dfflibmap.lib
|
|
clean
|
|
|
|
select -assert-count 4 t:$_NOT_
|
|
select -assert-count 1 t:dffn
|
|
select -assert-count 4 t:dffsr
|
|
select -assert-none t:dffn t:dffsr t:$_NOT_ %% %n t:* %i
|