riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/various/bug1614.ys

6 lines
81 B
Plaintext
Raw Blame History

read_verilog <<EOT
module testcase;
wire [3:0] #1 a = 4'b0000;
endmodule
EOT
Reference in New Issue View Git Blame Copy Permalink