riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/verilog/macro_arg_tromp.ys

3 lines
63 B
Plaintext
Raw Blame History

logger -expect-no-warnings
read_verilog -sv macro_arg_tromp.sv
Reference in New Issue View Git Blame Copy Permalink