mirror of https://github.com/YosysHQ/yosys.git
41 lines
1.3 KiB
Plaintext
41 lines
1.3 KiB
Plaintext
# ISC License
|
|
#
|
|
# Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
|
|
#
|
|
# Permission to use, copy, modify, and/or distribute this software for any
|
|
# purpose with or without fee is hereby granted, provided that the above
|
|
# copyright notice and this permission notice appear in all copies.
|
|
#
|
|
# THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
# WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
# MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
# ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
# WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
# ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
# OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
|
read_verilog <<EOT
|
|
module uram_ar(data,waddr,we,clk,q);
|
|
parameter d_width = 12;
|
|
parameter addr_width = 2;
|
|
parameter mem_depth = 12;
|
|
input [d_width-1:0] data;
|
|
input [addr_width-1:0] waddr;
|
|
input we, clk;
|
|
output [d_width-1:0] q;
|
|
|
|
reg [d_width-1:0] mem [mem_depth-1:0];
|
|
assign q = mem[waddr];
|
|
|
|
always @(posedge clk) begin
|
|
if (we)
|
|
mem[waddr] <= data;
|
|
|
|
end
|
|
endmodule
|
|
EOT
|
|
|
|
synth_microchip -top uram_ar -family polarfire -noiopad
|
|
select -assert-count 1 t:RAM64x12
|
|
select -assert-none t:RAM64x12 %% t:* %D
|