yosys/tests/techmap/bug2183.ys

read_verilog <<EOT
module foo(inout a, b);
  assign a = b;
endmodule
module bar(output c);
  foo f(c, 1'b0);
endmodule
EOT

hierarchy -auto-top
flatten