This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
d10dfccabb
yosys
/
techlibs
History
Clifford Wolf
126da0ad3d
Fixed ice40_opt lut unmapping, added "ice40_opt -unlut"
2016-05-06 14:32:32 +02:00
..
common
Added "prep -flatten" and "synth -flatten"
2016-04-24 00:48:33 +02:00
greenpak4
Changed order of passes for better handling of INIT attributes on "output reg" FFs
2016-05-04 17:13:54 -07:00
ice40
Fixed ice40_opt lut unmapping, added "ice40_opt -unlut"
2016-05-06 14:32:32 +02:00
xilinx
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00