yosys/tests/lut/map_or.v

module top(...);
    input a, b;
    output y;
    assign y = a|b;
endmodule