This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
d061b0e41a
yosys
/
techlibs
/
sf2
History
Stefan Riesenberger
a58571d0fe
sf2: fix name of AND modules
2021-04-09 16:46:05 +02:00
..
Makefile.inc
sf2: replace sf2_iobs with {clkbuf,iopad}map
2020-07-09 21:28:52 +01:00
arith_map.v
Basic SmartFusion2 and IGLOO2 synthesis support
2018-10-31 15:28:57 +01:00
cells_map.v
sf2: Use dfflegalize.
2020-07-09 21:56:14 +02:00
cells_sim.v
sf2: fix name of AND modules
2021-04-09 16:46:05 +02:00
synth_sf2.cc
Blackbox all whiteboxes after synthesis
2021-03-17 21:07:20 +00:00