yosys/map_mux.v at cfafd360d52795c9c76c69d008f765d171e2b0ed - yosys - git with a cup of tea

6 lines

82 B

Verilog

Raw Blame History

 module top(...);
     input a, b, s;
     output y;
     assign y = s?a:b;
 endmodule