This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
ce9e56db47
yosys
/
tests
/
verilog
/
size_cast.ys
6 lines
101 B
Plaintext
Raw
Blame
History
read_verilog -sv size_cast.sv
proc
opt -full
select -module top
sat -verify -prove-asserts -show-all
Reference in New Issue
View Git Blame
Copy Permalink