This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
ce9e56db47
yosys
/
tests
/
sim
/
dlatch.v
7 lines
98 B
Verilog
Raw
Blame
History
module
dlatch
(
input
d
,
en
,
output
reg
q
)
;
always
@
*
begin
if
(
en
)
q
=
d
;
end
endmodule
Reference in New Issue
View Git Blame
Copy Permalink